SAA7399HL

Name: SAA7399HL
Brand: NXP Semiconductors
Rating: 4.5 (10 reviews)
Author: Lisleapex

4,481 有效庫存

SAA7399HL

有效庫存4,481

製造商零件號 # : SAA7399HL
包裝/封裝: TQFP-128
製造商: NXP Semiconductors
產品分類 : Other Consumer ICs

品質保證

從我們的供應鍊網路採購的所有零件都經過嚴格的進貨檢驗流程。這種細緻的檢查可確保客戶收到的零件是正品並符合要求的標準。此外，我們還保存這些檢查的詳細記錄，以確保整個供應鏈的透明度和可追溯性。

認證

我們已成功獲得各項認證標準，並建立了自己的專業檢測實驗室。這確保了我們向客戶提供的每件產品都符合最高的品質標準。我們遵守嚴格的測試協議，以保持我們產品的一致性和準確性。為了確保我們的產品是原裝正品，我們還與信譽良好的第三方檢測機構合作進行嚴格的品質測試。我們對品質的承諾延伸到滿足行業、法律、監管和 ISO 9001:2015 的要求。

運輸與付款

關於運送

我們通常會在幾個工作日內通過可靠的運輸公司（例如 FedEx、SF、UPS 或 DHL）運送訂單。我們還支持其他運輸方式。如果您想詢問具體的運輸細節或費用，請隨時與我們聯繫。

關於付款

我們接受多種支付方式，包括VISA、MasterCard、銀聯、西聯、PayPal等渠道。

如果您有特定的付款方式或想詢問費率和其他詳細信息，請隨時與我們聯繫。

電匯

Paypal

信用卡

西聯匯款

速匯金

服務與包裝

About After Sales Service

All Parts Extended Quality Guarantee

自發貨之日起 90 天內發起申請。

與我們的工作人員確認退貨或換貨。

保持貨物收到時的原始狀態。

最後請注意，退貨或換貨的資格取決於對退貨商品實際狀況的評估。在完成退貨或換貨流程之前，我們將評估收到的貨物。如果您對退貨或換貨有任何疑問或需要進一步幫助，請隨時通過以下方式聯絡我們： [email protected]

關於包裝

在包裝方面，我們的產品均精心包裝在防靜電袋中，以提供ESD防靜電保護。外包裝堅固耐用且閉合牢固。我們支持各種包裝方法，例如捲帶式、切帶式、管式或託盤式。

例子

捲帶式

剪膠帶

管或託盤

SAA7399HL 數據表

目前的價格方案正在編制中。請聯絡我們的客戶服務團隊獲取最新的價格資訊。感謝您的理解和支援!

感興趣的部分

UAA2080T
NXP Semiconductors
SAA7114H/V2
NXP Semiconductors
MC33218ADW
NXP Semiconductors
SAA7114H
NXP Semiconductors
SA602AN
NXP Semiconductors
SAA7824HL
NXP Semiconductors
TDA10046A
NXP Semiconductors
TDA10086HT
NXP Semiconductors

快速報價

請提交詢價 SAA7399HL 或發送電子郵件給我們： Email: [email protected], 我們將在 12 小時內與您聯繫。

數量^*

聯絡人^*

郵箱^*

公司名稱

還要別的嗎？

SAA7399HL 詳細說明

GENERAL DESCRIPTION The SAA7390 is a high integration ASIC that incorporates all of the logic necessary to connect a CD-60 based decoder to a SCSI or ATAPI host. It also supports a data path from the host to the CDCEP (compact disc encoder) for CD-R applications. An 80C32 microcontroller and a 53CF94/92A (or an ATAPI interface device) are required to provide the full block encode/decode functions.1 FEATURES General • 8× speed CD-ROM, 4× speed Compact Disc-Recordable (CD-R) controller • 16.9 Mbytes/s burst rate to host controller • High performance CD-ROM and CD-R interface logic • 128 pin QFP package.Interface logic (CD-ROM operation) • Full 8× speed hardware operation • Block decoder • Sector sequencer • CRC checking of Mode 1 and Mode 2, Form 1 sectors • 212 ms watch-dog timer • Sub-code interface with synchronization • C-flag interface for absolute time stamp.Hardware third-level error correction • Third-level correction provides superior performance in unfavourable conditions • Full hardware error correction to reduce microcontroller overhead • Corrections are automatically written to the DRAM frame buffer. Interface logic (CD-R operation) • Block encoder (using a modified CDB2).DRAM buffer controller (256 kbytes × 8, 1 Mbyte × 8, 4 Mbytes × 8) • DRAM buffer manager • Ten level arbitration logic • Utilizes low cost 70 ns DRAMs • Page mode DRAM access for high-speed error correction and host interface data transfers • Data organization by 3 kbytes frames.Additional product support • Input clock doubler • All control registers mapped into 80C32 special function memory space • Red book audio pass through to host interface • Sub-code and Q-channel support • Dedicated Serial Peripheral Interface (SPI) • Third level error correction and encoding • 80C32 microcontroller interface • 53CF90 or 53CF92A/B fast SCSI processor interface (may also use ATAPI processor).

主要特徵

General
8× speed CD-ROM, 4× speed Compact
Disc-Recordable (CD-R) controller
16.9 Mbytes/s burst rate to host controller
High performance CD-ROM and CD-R interface logic
128 pin QFP package.
Interface logic (CD-ROM operation)
Full 8× speed hardware operation
Block decoder
Sector sequencer
CRC checking of Mode 1 and Mode 2, Form 1 sectors
212 ms watch-dog timer
Sub-code interface with synchronization
C-flag interface for absolute time stamp.
Hardware third-level error correction
Third-level correction provides superior performance in unfavourable conditions
Full hardware error correction to reduce microcontroller overhead
Corrections are automatically written to the DRAM frame buffer.
Interface logic (CD-R operation)
Block encoder (using a modified CDB2).
DRAM buffer controller (256 kbytes × 8, 1 Mbyte × 8, 4 Mbytes × 8)
DRAM buffer manager
Ten level arbitration logic
Utilizes low cost 70 ns DRAMs
Page mode DRAM access for high-speed error correction and host interface data transfers
Data organization by 3 kbytes frames.
Additional product support
Input clock doubler
All control registers mapped into 80C32 special function memory space
Red book audio pass through to host interface
Sub-code and Q-channel support
Dedicated Serial Peripheral Interface (SPI)
Third level error correction and encoding
80C32 microcontroller interface
53CF90 or 53CF92A/B fast SCSI processor interface (may also use ATAPI processor).